


Q1


Memory map

ROM1:	00 00 00H	0 F FF FFH	
ROM2:	E0 00 00H	FF FF FFH	[2M]
RAM1:	40 00 00H	5F FF FFH	
RAM2:	60 00 00H	7F FF FFH	
RAM3:	80 00 00H	9F FF FFH	
RAM4:	A0 00 00H	BF FF FFH	[6M]


Memory Decoding



Memory Bank




Memory Interfacing




1M - Address all chips

1M - Data all chips



Q2



ALP

```

mov al, 8Bh 2M
out 0Bh, al

mov al, 00h
out 00, al 1M

X1: in al, 02h 1M
    and al, 01h 1M
    j3 X1

mov cx, 99
mov al, 01h
X2: out 00h, al
    add al, 01 4M
    daa
    call d_hs 1M
    loop X2
  
```